GAN & HARTSON

Serial No. 10/776,103 Reply to Office Action of November 10, 2005

## Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

## **Listing of Claims:**

1. (currently amended) An integrated circuit device including a memory array comprising:

at least one sense amplifier having Active, Standby and Sleep modes thereof coupled to complementary bit lines, said sense amplifier having first and second voltage nodes thereof;

a first transistor coupling said first voltage node to a first voltage source, a control terminal of said first transistor being coupled to receive a first control signal; and

a second transistor coupling said second voltage node to a second voltage source, a control terminal of said second transistor being coupled to receive a second control signal.

wherein, in a Standby Mode of operation, said first control signal is substantially at a level of said first voltage source and said second control signal is substantially at a level of said second voltage source.

- 2. (original) The integrated circuit device of claim 1 wherein said first and second translators comprise driver/power-gating devices.
- 3. (original) The integrated circuit device of claim 1 wherein said first and second transistors comprise MOS transistors.
- 4. (original) The integrated circuit device of claim 3 wherein said first transistor comprises a P-channel device and said second transistor comprises an N-channel device.

INCS - 80450/0086 - 77683 v1

Serial No. 10/776,103 Reply to Office Action of November 10, 2005

- 5. (original) The integrated circuit device of claim 1 wherein said at least one sense amplifier comprises a latch circuit comprising a pair of cross-coupled inverters.
- 6. (original) The integrated circuit device of claim 5 wherein said cross-coupled inverters comprise CMOS inverters.
- 7. (original) The integrated circuit device of claim 1 wherein said first voltage source comprises a supply voltage source and said second voltage source comprises a reference voltage source.
- 8. (original) The integrated circuit device of claim 7 wherein said supply voltage source comprises VCC and said reference voltage source comprises VSS.
- (original) The integrated circuit device of claim 1 wherein said first control signal comprises a latch P-channel signal and said second control signal comprises a latch N-channel signal.
- 10. (original) The integrated circuit device of claim 1 wherein, in an Active Mode of operation, said first control signal is substantially at a level of said second voltage source and said second control signal is substantially at a level of said first voltage source.
- 11. (original) The integrated circuit device of claim 10 wherein said first control signal is substantially at a reference voltage level and said second control signal is substantially at a supply voltage level.
- 12. (canceled)
- 13. (currently amended) The integrated circuit device of claim 1 [[12]] wherein said first control signal is substantially at a supply voltage level and said second control signal is substantially at a reference voltage level.

II/CS - 80450/0086 - 77883 v1

Serial No. 10/776,103

Reply to Office Action of November 10, 2005

- 14. (currently amended) The integrated circuit device of claim 1 wherein, in a [[an]] Sleep Mode of operation, said first control signal is substantially at a level greater than said first voltage source and said second control signal is substantially at a level lower than said second voltage source.
- 15. (original) The integrated circuit device of claim 14 wherein said first control signal is substantially at a level greater than said supply voltage level and said second control signal is substantially at a level lower than said reference voltage level.
- 16. -- 20. (canceled)
- 21. (original) An integrated circuit device including a memory array comprising: at least one CMOS sense amplifier coupled to complementary bit lines and including a latch P-channel (LP) and latch N-channel (LN) nodes thereof;
- a first transistor coupled between a supply voltage source and said LP node and having a control terminal thereof coupled to receive an LPB signal;
- a second transistor coupled between a reference voltage source and said LN node and having a control terminal thereof coupled to receive an LNB signal wherein said LPB and said LNB signals present Active, Standby and Sleep states thereof.
- 22. (original) The integrated circuit device of claim 21 wherein said first transistor comprises a P-channel transistor.
- 23. (original) The integrated circuit device of claim 21 wherein said second transistor comprises an N-channel transistor.
- 24. (original) The integrated circuit device of claim 21 wherein, in an Active Mode of operation, said LPB signal is substantially at a level of said reference

Serial No. 10/776,103

Reply to Office Action of November 10, 2005

voltage source and said LNB signal is substantially at a level of said supply voltage source.

- 25. (original) The integrated circuit device of claim 21 wherein, in a Standby Mode of operation, said LPB signal is substantially at a level of said supply voltage source and said LNB signal is substantially at a level of said reference voltage source.
- 26. (original) The integrated circuit device of claim 21 wherein, in a Sleep Mode of operation, said LPB signal is substantially at a level greater than that of said supply voltage source and said LNB signal is substantially at a level lesser than that of said reference voltage source.
- 27. (original) A method for power-gating in an integrated circuit device incorporating a memory having a plurality of sense amplifiers comprising:

providing first and second transistors for coupling first and second shared voltage nodes respectively of said plurality of sense amplifiers to respective first and second voltage sources;

enabling said first and second transistors in an Active Mode of operation to couple said first and second shared voltage nodes to said first and second voltage sources respectively;

disabling said first and second transistors in a Standby Mode of operation to decouple said first and second shared voltage nodes from said first and second voltage nodes respectively; and

further disabling said first and second transistors in a Sleep Mode of operation by applying a voltage greater than that of said first voltage source to a control terminal of said first transistor and a voltage lesser than that of said second voltage source to a control terminal of said second transistor.

Serial No. 10/776,103

Jan-30-2006 16:25

Reply to Office Action of November 10, 2005

- 28. (original) The method of claim 27 wherein said step of enabling said first and second transistors is carried out by applying a voltage substantially equal to a level of said second voltage source to a control terminal of said first transistor and a voltage substantially equal to a level of said first voltage source to a control terminal of said second transistor.
- 29. (original) The method of claim 28 wherein said step of disabling said first and second transistors is carried out by applying a voltage substantially equal to a level of said first voltage source to a control terminal of said first transistor and a voltage substantially equal to a level of said second voltage source to a control terminal of said second transistor.
- 30. (original) An integrated circuit device including a memory array comprising: a plurality of sense amplifiers coupled to respective complementary bit lines, each of said plurality of sense amplifiers including first and second shared nodes thereof;

a first transistor coupled between a supply voltage source and said first shared node and having a control terminal thereof coupled to receive a first signal;

a second transistor coupled between a reference voltage source and said second shared node and having a control terminal thereof coupled to receive a second signal wherein said first and said second signals present Active, Standby and Sleep states thereof.

- 31. (original) The integrated circuit device of claim 30 wherein said first transistor comprises a P-channel transistor.
- 32. (original) The integrated circuit device of claim 30 wherein said second transistor comprises an N-channel transistor.
- 33. (original) The integrated circuit device of claim 30 wherein, in an Active Mode of operation, said first signal is substantially at a level of said reference

111¢3 - 80450/0085 - 77683 v1

Serial No. 10/776,103 Reply to Office Action of November 10, 2005

voltage source and said second signal is substantially at a level of said supply voltage source.

- 34. (original) The integrated circuit device of claim 30 wherein, in a Standby Mode of operation, said first signal is substantially at a level of said supply voltage source and said second signal is substantially at a level of said reference voltage source.
- 35. (original) The integrated circuit device of claim 30 wherein, in a Sleep Mode of operation, said first signal is substantially at a level greater than that of said supply voltage source and said second signal is substantially at a level lesser than that of said reference voltage source.